BUFGMUX
BUFGMUX_GCLKMUX
- DISABLE_ATTR=[LOW:5]
- S=[S_INV:5] [S:0]
DCM
- PSCLK=[PSCLK_INV:1] [PSCLK:1]
- PSEN=[PSEN_INV:1] [PSEN:1]
- PSINCDEC=[PSINCDEC_INV:1] [PSINCDEC:1]
- RST=[RST:2] [RST_INV:0]
DCM_DCM
- CLKDV_DIVIDE=[2:1] [16:1]
- CLKOUT_PHASE_SHIFT=[NONE:2]
- CLK_FEEDBACK=[1X:2]
- DESKEW_ADJUST=[9:2]
- DFS_FREQUENCY_MODE=[LOW:2]
- DLL_FREQUENCY_MODE=[LOW:2]
- DUTY_CYCLE_CORRECTION=[TRUE:2]
- FACTORY_JF1=[0XC0:2]
- FACTORY_JF2=[0X80:2]
- PSCLK=[PSCLK_INV:1] [PSCLK:1]
- PSEN=[PSEN_INV:1] [PSEN:1]
- PSINCDEC=[PSINCDEC_INV:1] [PSINCDEC:1]
- RST=[RST:2] [RST_INV:0]
IBUF_DELAY_ADJ_BBOX
- DELAY_ADJ_ATTRBOX=[FIXED:4]
- IBUF_DELAY_VALUE=[DLY0:4]
- IFD_DELAY_VALUE=[DLY0:4]
- SEL_IN=[SEL_IN:4] [SEL_IN_INV:0]
IBUF_PAD
IOB
- ICE=[ICE:16] [ICE_INV:0]
- ICLK1=[ICLK1_INV:0] [ICLK1:16]
- O1=[O1_INV:8] [O1:50]
- T1=[T1_INV:16] [T1:0]
IOB_DELAY_ADJ_BBOX
- DELAY_ADJ_ATTRBOX=[FIXED:16]
- IBUF_DELAY_VALUE=[DLY0:16]
- IFD_DELAY_VALUE=[DLY5:16]
- SEL_IN=[SEL_IN:16] [SEL_IN_INV:0]
|
IOB_IFF1
- CE=[CE:16] [CE_INV:0]
- CK=[CK:16] [CK_INV:0]
- IFF1_INIT_ATTR=[INIT0:16]
- LATCH_OR_FF=[FF:16]
IOB_OUTBUF
- IN=[IN_INV:8] [IN:50]
- SUSPEND=[3STATE:58]
- TRI=[TRI_INV:16] [TRI:0]
IOB_PAD
- DRIVEATTRBOX=[12:58]
- IOATTRBOX=[LVCMOS25:58]
- SLEW=[SLOW:58]
MULT18X18SIO
- CEA=[CEA_INV:0] [CEA:2]
- CEB=[CEB_INV:0] [CEB:2]
- CEP=[CEP:2] [CEP_INV:0]
- CLK=[CLK:2] [CLK_INV:0]
- RSTA=[RSTA:2] [RSTA_INV:0]
- RSTB=[RSTB:2] [RSTB_INV:0]
- RSTP=[RSTP_INV:0] [RSTP:2]
MULT18X18SIO_MULT18X18SIO
- AREG=[1:2]
- BREG=[1:2]
- B_INPUT=[DIRECT:2]
- CEA=[CEA_INV:0] [CEA:2]
- CEB=[CEB_INV:0] [CEB:2]
- CEP=[CEP:2] [CEP_INV:0]
- CLK=[CLK:2] [CLK_INV:0]
- PREG=[0:2]
- PREG_CLKINVERSION=[0:2]
- RSTA=[RSTA:2] [RSTA_INV:0]
- RSTB=[RSTB:2] [RSTB_INV:0]
- RSTP=[RSTP_INV:0] [RSTP:2]
RAMB16BWE
- CLKA=[CLKA_INV:0] [CLKA:8]
- CLKB=[CLKB_INV:0] [CLKB:8]
- ENA=[ENA_INV:0] [ENA:8]
- ENB=[ENB_INV:0] [ENB:8]
- SSRA=[SSRA_INV:0] [SSRA:8]
- SSRB=[SSRB_INV:0] [SSRB:8]
- WEA0=[WEA0:8] [WEA0_INV:0]
- WEA1=[WEA1:8] [WEA1_INV:0]
- WEA2=[WEA2:8] [WEA2_INV:0]
- WEA3=[WEA3_INV:0] [WEA3:8]
- WEB0=[WEB0:8] [WEB0_INV:0]
- WEB1=[WEB1:8] [WEB1_INV:0]
- WEB2=[WEB2_INV:0] [WEB2:8]
- WEB3=[WEB3:8] [WEB3_INV:0]
|
RAMB16BWE_RAMB16BWE
- CLKA=[CLKA_INV:0] [CLKA:8]
- CLKB=[CLKB_INV:0] [CLKB:8]
- DATA_WIDTH_A=[4:8]
- DATA_WIDTH_B=[4:8]
- ENA=[ENA_INV:0] [ENA:8]
- ENB=[ENB_INV:0] [ENB:8]
- SSRA=[SSRA_INV:0] [SSRA:8]
- SSRB=[SSRB_INV:0] [SSRB:8]
- WEA0=[WEA0:8] [WEA0_INV:0]
- WEA1=[WEA1:8] [WEA1_INV:0]
- WEA2=[WEA2:8] [WEA2_INV:0]
- WEA3=[WEA3_INV:0] [WEA3:8]
- WEB0=[WEB0:8] [WEB0_INV:0]
- WEB1=[WEB1:8] [WEB1_INV:0]
- WEB2=[WEB2_INV:0] [WEB2:8]
- WEB3=[WEB3:8] [WEB3_INV:0]
- WRITE_MODE_A=[WRITE_FIRST:8]
- WRITE_MODE_B=[WRITE_FIRST:8]
SLICEL
- BX=[BX_INV:1] [BX:575]
- BY=[BY:335] [BY_INV:6]
- CE=[CE:990] [CE_INV:6]
- CIN=[CIN_INV:0] [CIN:325]
- CLK=[CLK:1216] [CLK_INV:2]
- SR=[SR:980] [SR_INV:59]
SLICEL_CYMUXF
- 0=[0:343] [0_INV:0]
- 1=[1_INV:1] [1:342]
SLICEL_CYMUXG
SLICEL_F5MUX
SLICEL_F6MUX
SLICEL_FFX
- CE=[CE:895] [CE_INV:5]
- CK=[CK:1095] [CK_INV:2]
- D=[D:1097] [D_INV:0]
- FFX_INIT_ATTR=[INIT0:1073] [INIT1:24]
- FFX_SR_ATTR=[SRLOW:1080] [SRHIGH:17]
- LATCH_OR_FF=[FF:1097]
- REV=[REV_INV:0] [REV:1]
- SR=[SR:899] [SR_INV:39]
- SYNC_ATTR=[ASYNC:167] [SYNC:930]
|
SLICEL_FFY
- CE=[CE:759] [CE_INV:4]
- CK=[CK:886] [CK_INV:1]
- D=[D:881] [D_INV:6]
- FFY_INIT_ATTR=[INIT0:865] [INIT1:22]
- FFY_SR_ATTR=[SRLOW:869] [SRHIGH:18]
- LATCH_OR_FF=[FF:887]
- SR=[SR:677] [SR_INV:46]
- SYNC_ATTR=[ASYNC:176] [SYNC:711]
SLICEL_XORF
SLICEM
- BY=[BY:128] [BY_INV:0]
- CLK=[CLK:128] [CLK_INV:0]
- SR=[SR:128] [SR_INV:0]
SLICEM_F
- DI=[DI:128] [DI_INV:0]
- F_ATTR=[DUAL_PORT:128]
- LUT_OR_MEM=[RAM:128]
SLICEM_G
- DI=[DI:128] [DI_INV:0]
- G_ATTR=[DUAL_PORT:128]
- LUT_OR_MEM=[RAM:128]
SLICEM_WSGEN
- CK=[CK:128] [CK_INV:0]
- WE=[WE_INV:0] [WE:128]
|